Abstract. Automatic data transfer generation is a critical step for guided or automatic code generation for accelerators using distributed memories. Although good results have been achieved for loop nests, more complex control ows such as switches or while loops are generally not handled. This paper shows how to leverage the convex array regions abstraction to generate data transfers. The scope of this study ranges from inter-procedural analysis in simple loop nests with function calls, to inter-iteration data reuse optimization and arbitrary control ow in loop bodies. Generated transfers are approximated when an exact solution cannot be found. Array regions are also used to extend redundant load store elimination to array variables. The approach has been successfully applied to GPUs and domain-specic hardware accelerators.
Introduction
The last decade has been showcased by the frequency wall limitation and the beginning of a computing era based on parallel computing. One of the solutions that emerges is based on the use of hardware accelerators, for instance Graphical Processing Units (GPUs). These are massively parallel pieces of hardware, usually plugged in a host computer using the PCI-Express bus, that can provide important performance improvements for data-parallel program.
The main drawback of these accelerators lies in their programming model. There are two major points: rst the programmer has to exhibit in some way the huge amount of parallelism required to fulll the accelerator capacity; second, since the accelerator is plugged in the system and embeds its own memory, the programmer has to explicitly manage Direct Memory Access (DMA) transfers between the main host memory and the accelerator memory.
The rst point has been addressed in dierent ways using dedicated languages/libraries like Thrust 1 , with directives over plain C or Fortran [13, 26, 19] , or through automatic code parallelization [5, 6, 25] . The second point has been addressed using simplied input from the programmer [13, 27, 19] , or automatically [4, 24, 1, 26] using compilers. This paper exposes how the array regions abstraction [11] can be used by a compiler to automatically compute memory transfers in presence of complex code patterns. Three examples are used throughout the paper to illustrate the approach: Listing 1.1 requires interprocedural array accesses analysis, and Listing 1.2 contains a while loop, for which the memory access pattern requires an approximated analysis.
This paper is organized as follows: array region analyses are rst presented in Section 2; then Section 3 introduces the basis of statement isolation, a compiler pass that transforms a statement into a statement executed in a separate memory space. A redundant transfer elimination algorithm based on array regions is then introduced in Section 4 to optimize the generated data transfers. Finally, some applications are detailed in Section 5. for ( int i = 0; i < n -k + 1;
kernel (i , n , k , src , dst , m ) ; } Listing 1.1: Array regions on a code with a function call.
Introducing Convex Array Regions
Convex array regions were rst introduced by Triolet [23] with the initial purpose of summarizing the memory accesses performed on array element sets by function calls. The concept was later generalized and formally dened for any program statement by Creusillet [11, 12] and implemented in the Paralléliseur Interprocedural de Programmes Scientiques (PIPS) compiler framework.
Informally, the read (resp. write) regions for a statement s are the set of all scalar variables and array elements that are read (resp. written) during the execution of s. This set generally depends on the values of some program variables at the entry point of statement s: the read regions are said to be a function of the memory store σ preceding the statement execution, and they are collectively denoted R(s, σ) (resp. W(s, σ) for the write regions). For instance the read regions for the statement on line 6 in Figure 1 .1 are these:
where φ x is used to describe the constraints on the xth dimension of an array, and where σ(i) denotes the value of the program variable i in the memory store σ. From this point, i is used instead of σ(i) when there is no ambiguity. The regions given above correspond to a very simple statement; however, they can be computed for every level of compound statements. For instance, the read regions of the for loop on line 6 in the code in Figure 1 .1 are these:
However, computing exact sets is not always possible, either because the compiler lacks information about the values of variables or the program control ow, or because the regions cannot be exactly represented by a convex polyhedron. In these cases, over-approximated convex sets (denoted R and W) are computed. In the following example, the approximation is due to the fact that the exact set contains holes, and cannot be represented by a convex polyhedron:
whereas in the next example, the approximation is due to the fact that the condition and its negation are nonlinear expressions that cannot be represented exactly in our framework:
Under-approximations (denoted R and W) are required when computing region dierences (see [10] for more details on approximations when using the convex polyhedron lattice).
read and write regions summarize the eects of statements and functions upon array elements, but they do not take into account the ow of array element There is a strong analogy between the array regions of a statement and the memory used in this statement, at least from an external point of view, which means excluding its privately declared variables. Intuitively, the memory footprint of a statement can be obtained by counting the points in its associated array regions. In the same way, the read (or in) and write (or out) regions can be used to compute the memory transfers required to execute this statement in a new memory space built from the original space. This analogy is analyzed and leveraged in this paper and especially in Section 3.
Communications Code Generation
This section introduces a new generic code transformation, called statement isolation. It turns a statement s into a new statement Isol(s) that shares no memory area with the remainder of the code, and is surrounded by the required memory transfers between the two memory spaces. In other words, if s is evaluated in a memory store σ, Isol(s) does not reference any element of σ. The generated memory transfers to and from the new memory space ensure the consistency and validity of the values used in the extended memory space during the execution of Isol(s) and once back to the original execution path.
This transformation assumes no aliasing between the dierent variables referenced by s, so that array regions of two dierent variables cannot overlap. It is applicable to any statement for which the array region can be computed, either exactly or approximately.
The transformation is formally described in [15] . To illustrate how the convex array regions are leveraged, the while loop in Figure 1 .2 is used as an example. The exact and over-approximated array regions for this statement are as follows:
The basic idea is to turn each region into a newly allocated variable, large enough to hold the region, then to generate data transfers from the original variables to the new ones, and nally to perform the required copy from the new variables to the original ones. This results in the code shown in Figure 1 .3, where isolated variables have been put in uppercase. Statements (3) and (5) correspond to the exact regions on scalar variables. Statements (2) and (4) correspond to the over-approximated regions on array variables. Statement (1) is used to ensure data consistency, as explained later. Notice how memcpy system calls are used here to simulate data transfers, and, in particular, how the sizes of the transfers are constrained with respect to the array regions. The benets of using new variables to simulate the extended memory space and of relying on a regular function to simulate the DMA are twofold:
1. The generated code can be executed on a general-purpose processor. It makes it possible to verify and validate the result without the need of an accelerator or a simulator. 2. The generated code is independent of the hardware target: specializing its implementation for a given accelerator requires only a specic implementation of the memory transfer instructions (here memcpy).
Converting convex array regions into data transfers From this point on, the availability of data transfer operators that can transfer rectangular subparts of n-dimensional arrays to or from the accelerator is assumed. For instance,
We show how convex array regions are used to generate calls to these operators. Let src be a n-dimensional variable, and
. . , φ n )} be a convex region of this variable.
As native DMA instructions are very seldom capable of transferring anything other than a rectangular memory area, the rectangular hull, denoted ⌈·⌉, is rst computed so that the region is expressed in the form
This transformation can lead to a loss of accuracy and the region approximation can thus shift from exact to may. This shift is performed when the original region is not equal to its rectangular envelope.
The call to the transfer function can then be generated with offsetk = α k and countk
For a statement s, the memory transfers from σ are generated using its read regions (R(s, σ)): any array element read by s must have an up-to-date value in the extended memory space with respect to σ. Symmetrically, the memory transfers back to σ must include all updated values, represented by the written regions (W(s, σ ′ )), where σ ′ is the memory state once s is executed from σ. 2 However, if the written region is over-approximated, part of the values it contains may not have been updated by the execution of Isol(s). Therefore, to guarantee the consistency of the values transferred back to σ, they must rst be correctly initialized during the transfer from σ. These observations lead to the following equations for the convex array regions transferred from and to σ, respectively denoted Load(s, σ) and Store(s, σ):
Load(s, σ) and Store(s, σ) are rectangular regions by denition and can be converted into memory transfers, as detailed previously. The new variables with ad-hoc dimensions are declared and a substitution taking into account the shifts is performed on s to generate Isol(s).
Managing Variable Substitutions For each variable v to be transferred according to Load(s, σ), a new variable V is declared, which must contain enough space to hold the loaded region. For instance if v holds short integers and
The translation of an intraprocedural reference to v into a reference to V is straightforward as
The combination of this variable substitution with convex array regions is what makes the isolate statement a powerful tool: all the complexity is hidden by the region abstraction.
For interprocedural translation, a new version of the called function is created using the following scheme: for each transferred variable passed as an actual parameter, and for each of its dimensions, an extra parameter is added to the call and to the new function, holding the value of the corresponding oset. These extra parameters are then used to perform the translation in the called function.
The output of the whole process applied to the outermost loop of the Finite Impulse Response (FIR) is illustrated in Figure 1 This section informally describes an original contribution to the former using a step-by-step propagation of the memory transfers across the Control Flow Graph (CFG) of the host program. It has been more formally described with proofs in [14] . The main idea is to move load operations upward in the Hierarchical Control Flow Graph (HCFG) so that they are executed as soon as possible, while store operations are symmetrically moved so that they are executed as late as possible. Redundant load-store elimination is performed in the meantime.
In the following, we only consider optimization of mutliple isolated section during a sequential execution.
Interprocedural propagation
When a load is performed at the entry point of a function, it may be interesting to move it at the call sites. However, this is valid only if the memory state before the call site is the same as the memory state at the function entry point, that is, if there is no write eect during the eective parameter evaluation. In that case, the load statement can be moved before the call sites, after backward translation from formal parameters to eective parameters.
Similarly, if the same store statement is found at each exit point of a function, it may be possible to move it past its call sites. Validity criteria include that the store statement depends only on formal parameters and that these parameters are not written by the function. If this the case, the store statement can be removed from the function call and added after each call site after backward translation of the formal parameters. While their work is based on the Quasi-Ane Selection Tree (QUAST) abstraction, this section shows how their algorithm can be used with the less expensive convex array region abstraction.
The classical scheme proposed to isolate kernels would exhibit full communications as shown in Figure 1. 7. An inter-iteration analysis allows avoiding redundant communications and produces the code shown in Figure 1 inter-iteration analysis is performed on a do loop, but with the array regions. The code part to isolate is not bound by static control constraints.
The theorem proposed for exact sets in [1] is the following: 3 Theorem 1.
Load(T ) = R(T ) − R(t < T ) W(t < T )
(1)
where T represents a tile, t < T represents the tiles scheduled for execution before the tile T , and t > T represents the tiles scheduled for execution after T . The denotation W(t > T ) corresponds to t>T W(t).
In Theorem 1, a dierence exists for each loop between the rst iteration, the last one, and the rest of the iteration set. Indeed, the rst iteration cannot benet from reuse from previously transferred data and has to transfer all needed data, while the last one has to schedule a transfer for all produced data. In other words, R(t < T ) and W(t < T ) are empty for the rst iteration while W(t > T ) is empty for the last iteration.
For instance, in the code presented in Figure 1 .7, three cases are considered: i = 0, 0 < i < N − 1 and i = N − 1.
Using the array region abstraction available in PIPS, a renement can be carried out to compute each case, starting with the full region, adding the necessary constraints and performing a dierence.
For example, the region computed by PIPS to represent the set of elements read for array src, is, for each tile (here corresponding to iteration i)
For each iteration i of the loop except the rst one (here i > 0), the region of src that is read minus the elements read in all previous iterations i ′ < i has to be processed; that is, i ′ R(i 
The result of the subtraction
This region is then exploited for generating the load s for all iterations but the rst one. The resulting code after optimization is presented in Figure 1 .8. While the naive version loads i × k × 2 elements, the optimized version exhibits loads only for i + 2 × k elements.
Applications
The transformations introduced in this article have been used as basic blocks in compilers targeting several dierent hardware, showing their versatility. They are partially listed here with references to more detailed paper about each work.
the redundant load store elimination described in Section 4 has been used in [14] for vector instruction sets to optimize loads and stores between vector registers and the main memory. In that case data transfers were not generated by statement isolation but through vector instruction packing, leading to the code in Listing 1.9 for a vectorized scalar product. Redundant load store elimination leads to the optimized version in Listing 1.9.
The communication generation for an image-processing accelerator, TER-APIX [8] , described in [14] relies on the statement isolation from Section 3. The SCALOPES project associated an asymmetric MP-SoC with cores dedicated to task scheduling, to a semi-automatic parallelization workow. Statement isolation has been used to generate inter-tasks communications [24] . SMECY is an innovative compilation tool-chain for embedded multi-core architectures. This on-going project [22] is another use case that exhibits how convex array regions are well suited to communication and mapping problems. In that case, statement isolation generates data transfers between dierent elds of a structure, showcasing that it does not support only arrays, but also imbrication of structure of arrays. The code generation for GPUs in Par4All [21] relies on statement isolation to eciently manage communications. It relies on generic data transfers and kernel calls that can use a CUDA or OpenCL backend. A typical output is showcased in Listing 1.10. All these architectures use a load-work-store paradigm, so the code transformations described in this paper can be used to generate or optimized generic data transfers, although they are rather dierent targets.
Related Works
The issue of generating memory transfers between a host processor and an attached accelerator has been studied at multiple occasions in the past.
Convex array regions were already used in the PIPS framework [9] for High Performance Fortran (HPF) code generation. We leverage this approach by decoupling analysis, transfer generation and transfer optimization.
In the same context, the Omega project [20] relied on the manipulation of sets of ane constraints over integer variables. Non-ane conditions and function calls were handled by uninterpreted function symbols, a technique described in [28] that does not provide the summarizing capability of interprocedural convex array regions.
Beyond HPF, in the eld of embedded computing, other approaches based on memory layout detection and interaction with the memory access patterns have been proposed [16] . The code generation for transfer instructions depending on available communication models has been studied through the polyhedral model [17] .
Recently, polyhedral techniques have been applied to generate data communications between a CPU and a GPU, as detailed in [6, 18] . The benet of using convex array regions over these approaches is their ability to retain some important information concerning data accesses even in non-ane situations, by gracefully degrading their accuracy.
An approach that shares some similarities with ours is described in [7] . This paper enhances classical polyhedral techniques to tackle while loops and arbitrary conditionnals, relying on over-approximation of the iteration domains through convex hulls. However, it does not propose any solution other than inlining to handle function calls.
Conclusion
Automatic code generation currently seems a good lasting option while heterogeneous architectural models are emerging at a sustainable pace, and as a single application may have to be executed on dierent numerous targets during its life cycle. In this context, eciently managing data transfers between dierent memory spaces is a key issue, usually addressed by restricting the control ow of the application kernels.
In this paper, we introduce several techniques relying on the summarizing power of array region analyzes, to lift these barriers and broaden the input class of applications, without sacricing the eciency of the generated code.
These techniques have been implemented in the PIPS compiler infrastructure used by the Par4All tool. They have been successfully used to generate code for hal-00742583, version 1 -18 Oct 2012
GPGPUs, vector processing units, domain-specic architectures, including heterogeneous architectures with task scheduling dedicated cores. . . Other targets are yet being considered such as multi-GPUs architectures. In addition, our approach could be adapted to directly manage memory hierarchies like software managed cache in GPUs.
